E-RNN: Design Optimization For Efficient Recurrent Neural Networks In Fpgas

Abstract

Recurrent Neural Networks (RNNs) are becoming increasingly important for time series-related applications which require efficient and real-time implementations. The two major types are Long Short-Term Memory (LSTM) and Gated Recurrent Unit (GRU) networks. It is a challenging task to have real-time, efficient, and accurate hardware RNN implementations because of the high sensitivity to imprecision accumulation and the requirement of special activation function implementations. A key limitation of the prior works is the lack of a systematic design optimization framework of RNN model and hardware implementations, especially when the block size (or compression ratio) should be jointly optimized with RNN type, layer size, etc. In this paper, we adopt the block-circulant matrix-based framework, and present the Efficient RNN (E-RNN) framework for FPGA implementations of the Automatic Speech Recognition (ASR) application. The overall goal is to improve performance/energy efficiency under acc

Stats

• citations62
• S2 citations—
• github stars0
• HF likes0
• heat score13.50
• arxiv keyli2018e

Related papers

• Fpga-based Low-power Speech Recognition With Recurrent Neural Networks (2016)13.50
• SHARP: An Adaptable, Energy-efficient Accelerator For Recurrent Neural Network (2019)6.77
• Dynamic Gated Recurrent Neural Network For Compute-efficient Speech Enhancement (2024)8.35
• Light Gated Recurrent Units For Speech Recognition (2018)18.90
• Improving Speech Recognition By Revising Gated Recurrent Units (2017)11.19
• Effcrn: An Efficient Convolutional Recurrent Network For High-performance Speech Enhancement (2023)5.84
• Restricted Recurrent Neural Networks (2019)7.50
• Memory Visualization For Gated Recurrent Neural Networks In Speech Recognition (2016)11.76