VerilogEval v-2
Emerging7papers using it
2025first seen
'VerilogEval v2' is a benchmark dataset used to evaluate the functional correctness and optimization capabilities of models generating Verilog code for hardware design tasks.
Papers using VerilogEval v-2 (7)
- hdl2v: A Code Translation Dataset for Enhanced LLM Verilog GenerationEvolVE: Evolutionary Search for LLM-based Verilog Generation and OptimizationExploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench AutomationSiliconMind-V1: Multi-Agent Distillation and Debug-Reasoning Workflows for Verilog Code GenerationCodeV-R1: Reasoning-Enhanced Verilog GenerationQiMeng-CodeV-R1: Reasoning-Enhanced Verilog GenerationInsights from Verification: Training a Verilog Generation LLM with
Reinforcement Learning with Testbench Feedback